Time domain reflectometry (TDR) is applied to the failure analysis of through-silicon vias (TSVs). The reflection time of the TDR signal from test-element-group (TEG) chips with TSVs stacked on a silicon interposer is compared to the distance between the failure point and the contact pad derived from a TDR simulation value, using a model which has the same structure as the TEG chips. These results show good agreement between the simulated and the measured results.
Introduction
In recent years, 3D integration technologies that have the capability to realize high-density packaging have become desirable because of the increasing demand for miniaturization and high performance. Although chip stacking technologies such as wire-bonding have been adopted in many applications, a new paradigm to overcome the limitations of interconnect performance is required for future advancements. In a 3D IC, TSV is the leading technology trend that might replace the traditional interconnection method. Because TSVs pass through the silicon substrate vertically, the increasing demands of electrical performance are satisfied. Recently, the electronic performance of TSVs at high frequencies has been studied, and many investigations related to this topic have been reported. [1] [2] [3] TSVs have become an important technology in advanced chips, packages, and systems. However, in the case of multi-stacked chips connected using metal bumps, the package might suffer from a poor connection due to thermal stress or initial implementation failure.
Therefore, a new evaluation technique for interconnection failures and defects is required. Although X-ray observation and scanning acoustic microscopy are possible methods for detecting defects in TSVs, electrical characterization by a non-destructive method is preferable.
TDR is able to measure the characteristic impedance of a transmission line using a reflective wave and is widely used in high-speed signal design. This method is used extensively for the estimation of static electrical conductivity, [4] for the measurement of capacitance, [5] and for extracting an RLC circuit model from a distributed constant circuit based on a microstripline. [6] Moreover, TDR has been studied in many different fields for the evaluation of cracking in reinforced concrete structures, [7] the monitoring of liquids, [8] and so on. Kwon et al. reported on a nondestructive sensing method for interconnect failure mechanisms using TDR.
[9] Solder cracking or separation of the solder pad from the circuit board caused the reflection coefficient of the TDR signal to gradually decrease.
They proposed that interconnect failures with these characteristics can be more easily discovered using TDR than by traditional testing methods based on electrical resistance monitoring. However, their method cannot determine the exact failure location. In other research, Chen et al. reported on the nondestructive analysis of interconnection failure points on a ball grid array package using TDR.
[10] Although the failure locations that formed in the substrate were determined using this nondestructive method, they do not explain the detection accuracy in detail. Consequently, there are currently no reports of the use of TDR In this paper, TDR is applied to the failure analysis of TSVs. The reflection time of the TDR signal from the TEG chips with TSVs stacked on a silicon interposer is compared to the distance between the failure point and the contact pad using the simulated TDR value, where the simulation uses the same structure as the TEG chips.
Principles of the TDR Measurement Method
The TDR measurement method is shown in Fig. 1 . 
Measurement Sample
Figure 2 (a) shows a top view of a fabricated sample.
The sample is 14 mm wide × 14 mm long × 400 μm thick.
The same four structures were formed at intervals of 150 μm on the substrate for measurement reproducibility.
These structures are numbered from #1 to #4. A schematic view of the structure used in this experiment is shown in The TSVs are 40 μm in diameter. The post on the back is Cu, and lead-free solder, composed of a combination of Sn, Ag, and Cu, is used for making contact.
Results and Discussion
Figure 5 The connection failure points, numbered from 1 to 7,
were formed in the sample substrate, as shown in Fig. 6 .
The distances between the GSG contact pad and each point were measured using cross-sectional observation after the TDR measurement. Table 1 .
The error of the measurement results was less than 0.1 ps for every point. Therefore, the measurements were confirmed to be repeatable. The reason for the value of Point 7, #3 in Table 1 is that a failure point could not be formed.
Next, a TDR simulation was carried out to confirm the precise failure location. Figure 9 shows the simulation model, which has the same structure as the fabricated sample. Connection failure points were also formed in the simulation model at the same locations. The waveforms obtained using the TDR simulation are shown in Fig. 10 .
The time derivatives of these waveforms were obtained in the same way as the measurements, and their results are 
Conclusion
The TDR signals of TEG chips stacked with a TSV structure on a silicon interposer were measured. The relation between the location of a connection failure point and the 
